Abstract: Targeting the next-generation 4F2 DRAM and 3D stackable DRAM, we propose a multi-wordline (preferably 2-wordline) array transistor for 1T1C DRAM to efficiently minimize gate-induced drain ...